Log in/Register News & Media | Downloads | Corporate | Careers | Contact Request
 +33-450-955-312
info@men-france.fr

16Z072_OWB - One-Wire Bus Controller

FPGA IP Core

The 16Z072_OWB is an OWB controller providing a Wishbone interface to access a one wire bus EPROM.

Download data sheet

Main Features

  • FPGA IP Core
  • One wire bus EPROM access
  • Wishbone bus interface
16Z072_OWB Product Image

Technical Data

Size
  • Logic elements (Altera Cyclone device family): 700 typ.
  • Pin count min.: 1
  • Pin count max.: 2
System-Bus Interface
  • Wishbone bus interface compliant with Wishbone Specification B.3
  • 8-bit data transfer, 33MHz bus frequency
  • Supported Wishbone bus cycles
    • Single read/write
Functionality
  • One wire bus data line
  • Programming voltage control line
  • Interrupt line
  • Asynchronous reset
  • Write-, read-, command- and status register to control the EPROM access
  • Asynchronous reset

Documentation

Contact Request! Use this form to get the fastest possible reply.
Please make sure to fill out the complete form, so we can provide quick and specific support.
Your request will be sent to our sales team.

Your information will not be shared!

* required fields

Your Request

Your Contact Data

Please type in the letters and/or numbers that you see in the image on the left (case-sensitive).