Follow Us
16Z024_SRAM - SRAM Controller
FPGA IP Core
The SRAM controller handles access to static RAMs up to a size of 4 MB. The SRAM address space has a size of 4MB, so a dedicated Base Address Register is used for the SRAM memory space.
Main Features
- FPGA IP Core<br />4 MB SRAM controller<br />Wishbone bus interface
Technical Data
Size
- Logic elements (Altera Cyclone device family): 280 typ. (101 typ. for 16Z024-02)
- Pin count min: 26
- Pin count max: 60
System-Bus Interface
- Wishbone bus interface compliant with Wishbone Specification B.3
- 32-bit data transfer, 33MHz bus frequency (up to 133 MHz for 16Z024-02)
- Supported Wishbone bus cycles
- Single read/write
Functionality
- Access to memory devices (SRAM, Flash ROM)
- 16z024
- Up to 4 MB SRAM
- 16z024-02
- 8-bit/16-bit or 32-bit data width
- Variable memory configuration