Extbase Variable Dump
array(empty)
Global Interrupt Controller IP Core - MEN
 Log in/Register News & Media | Downloads | Corporate | Careers | Contact Request
 +33-450-955-312
info@men-france.fr

16Z052_GIRQ - Global Interrupt Controller

FPGA IP Core

This global interrupt controller is a globally usable interrupt controller for FPGA internal bus structures like Wishbone and Avalon. The interrupt controller combines the interrupt requests from all internal IP modules.

Download data sheet

Main Features

  • FPGA IP Core
  • Combination of interrupt requests from system-internal IP Cores
  • Wishbone bus interface
16Z052_GIRQ Product Image

Technical Data

Size
  • Logic elements (Altera Cyclone device family): 100 typ.
  • Pin count min: 1
  • Pin count max: 64
System-Bus Interface