Log in/Register News & Media | Downloads | Corporate | Careers | Contact Request

M199 - FPGA-based USM Main M-Module


This product has been discontinued.

The mezzanine card M199 is an USM main M-Module with FPGA functionality.

Download data sheet

  • M199 Product ImageM199 configuration example (without USM Universal Submodule)
  • M199 Product ImageM199 configuration example equipped with a USM Universal Submodule
  • M199 Product Image
  • M199 Product Image

Main Features

  • Main M-Module for USM Universal Submodules
  • 1 USM slot
  • 1 FPGA 33,216 LE (for user-defined I/O and Nios soft core)
  • 32 MB DDR2 SDRAM
  • 8 MB Flash
  • -40 °C to +85 °C
M199 Product Image

Technical Data

  • User-defined through FPGA
  • Line drivers and/or additional hardware implemented on USM Universal Submodule (not included)
  • 32MB SDRAM memory
    • Soldered
    • DDR2
    • 133MHz memory bus frequency
    • FPGA-controlled
  • 8MB non-volatile Flash
    • 2MB for FPGA data
    • 6MB for user data or Nios firmware
    • FPGA-controlled
  • Standard factory FPGA configuration:
    • Main bus interface
    • Altera SOPC Unit incl. Nios II/f soft processor, GPIO, UART and DDR2 SDRAM control
    • Wishbone-to-Avalon/Avalon-to-Wishbone bridges
    • Reset controller, interrupt controller, SMBus controller, GPIO controller
    • M-Module to Wishbone bridge, ID EEPROM emulation
    • 16Z045_FLASH - Flash interface
  • The FPGA offers the possibility to add customized I/O functionality. See FPGA.
USM Slot
  • One slot for a standard USM module
  • For implementation of line drivers and/or additional hardware
  • Eight onboard LEDs at bottom side of board, FPGA-controlled
    • One used to show FPGA load status, seven free for user-defined functions (GPIO)
  • I²C interface to detect the USM module
M-Module Characteristics
  • Compliant with M-Module standard
  • The actual characteristics implemented depend on the USM module and FPGA function!
  • Prepared for A08, A24, D08, D16, D32, INTA, INTB, INTC, DMA08, DMA16, DMA32, TRIGI, TRIGO, IDENT
Peripheral Connections
Via front panel on a shielded 50-pin HP D-Sub SCSI 2 receptacle connector
Electrical Specifications
  • Isolation voltage:
    • Voltage depends on implementation and signal routing of USM
    • Voltage between the connector shield and isolated ground is limited to approx. 180V using a varistor; AC coupling between connector shield and isolated ground through 47nF capacitor
  • Supply voltage/power consumption:
    • +5V (-3%/+5%), 400mA max. (M199 only), 1000mA max. (M199 with USM)
  • MTBF: 533,355h @ 40°C according to IEC/TR 62380 (RDF 2000)
Mechanical Specifications
  • Dimensions: conforming to M-Module standard
  • Weight: 70g (w/o USM module)
Environmental Specifications
  • Temperature range (operation):
    • -40..+85°C
    • Airflow: min. 10m³/h
  • Temperature range (storage): -40..+85°C
  • Relative humidity (operation): max. 95% non-condensing
  • Relative humidity (storage): max. 95% non-condensing
  • Altitude: -300m to + 3,000m
  • Shock: 15g/11ms
  • Bump: 10g/16ms
  • Vibration (sinusoidal): 2g/10..150Hz
PCB manufactured with a flammability rating of 94V-0 by UL recognized manufacturers
Tested according to EN 55022 (radio disturbance), IEC 61000-4-2 (ESD) and IEC 61000-4-4 (burst)
Software Support
  • Nios sample design for Quartus II development tools
  • Flash update tools for Windows, Linux, VxWorks
  • Driver software depending on implemented FPGA functions
  • For more information on supported operating system versions and drivers see Software.


FPGA Capabilities
  • FPGA Altera Cyclone II EP2C35
    • 33,216 logic elements
    • 483,840 total RAM bits
    • Supports Nios II soft processor
  • Connection
    • Functions can be linked to Wishbone or Avalon bus
    • Available pin count: 46 pins (FPGA to USM)
    • Functions available via USM at front I/O connector
  • MEN offers an FPGA Development Package as well as Flash update tools for different operating systems.


Front Connections
  • 25-pin D-Sub receptacle connector instead of 50-pin SCSI 2 connector
  • For 25 I/O signals
  • For the availability and assignment of I/O signals please see the USM Specification
Some of these options may only be available for large volumes.
Please ask our sales staff for more information.

Ordering Information



MDIS5 low-level driver sources (MEN) for M199


MDIS5 System (and Device Driver) Package (MEN) for Linux. This software package includes most standard device drivers available from MEN.


MDIS5 Windows driver (MEN) for M199


Windows FPGA update tool (MEN)


MDIS5 low-level driver sources (MEN) for M199


MDIS5 System (and Device Driver) Package (MEN) for VxWorks. This software package includes most standard device drivers available from MEN.


MDIS5 low-level driver sources (MEN) for M199


QNX FPGA update tool (MEN)


Nios M-Module USM FPGA Development Package (MEN) (without Altera Quartus II) (license included in M-Module USM FPGA Development Kit)

Contact Request! Use this form to get the fastest possible reply.
Please make sure to fill out the complete form, so we can provide quick and specific support.
Your request will be sent to our sales team.

Your information will not be shared!

* required fields

Your Request

Your Contact Data

Please type in the letters and/or numbers that you see in the image on the left (case-sensitive).